Pcie

#Pcie

PCIe, BAR0, and DMA Explained with QEMU

Published at September 24, 2025 ·  9 min read

Deep dive into how PCIe BAR0 registers control DMA engines, how devices become Bus Masters, and how to debug the logic with QEMU and Linux kernel drivers.


Recent posts

gdbforge: A Vim-Inspired Terminal UI for GDB — Embedded Linux, MPSoC, STM32, and Kernel kgdb

Running a Lua VM on a Microcontroller: Lessons, Trade-offs, and Hard Limits

Bringing Up the LSM6DSL IMU on Raspberry Pi: DT Overlays, IIO, FIFO, and the No-IRQ Reality

Building Xilinx Yocto (Scarthgap 5.0.4) Inside Docker

Accessible Embedded Games with STM32, Zephyr, and Lua



Categories

algorithm c++ c/c++ development embedded golang hugo linux nodejs profile python qt5 security

Tags

accessibility aerospace architecture arm bayer ble bootloader bsp build-systems c c++ computer-vision cpio cross-debug cypress. debugging development device-tree dma docker driver-development drivers eclipse embedded embedded-linux embedded-systems firmware fpga fragmentation framebuffer freertos gc gdb go golang gps gui hdf5 heroku hugo i2c iio imu imx6 imx8 interface iot jetson jlink jquery kalman-filter kernel kgdb led-matrix linux lua lvgl mcu medical-devices memory-management mipi-camera modular nodejs nvme openocd opkg pcie petalinux psoc5 python-sdk qemu qr-code qt5 qt6 raspberry-pi real-time rest api rgb rt rtos sdcard secure-boot sensors signal-generation site-redirect statstical abitrage stm32 svd swupdate system-architecture system-integration tab-widget telemetry templates terminal-ui themes touchscreen u-boot uart usb v4l2 vnc xen xilinx yocto zephyr zynq zynqmp

Archives

2026 (2)
2025 (9)
2022 (3)
2021 (9)
2020 (18)
2014 (4)